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Abstract—Capacitance-to-Digital Converter (CDC) ICs available 
in the market use square wave excitation signals but a sinusoidal 
excitation is preferred in various applications, such as ice 
detection, liquid level measurement, humidity measurement, 
proximity sensing, etc. A dual slope technique based CDC that 
employs a sinusoidal excitation has been reported recently, but it 
requires a large number of excitation cycles, to complete an 
accurate conversion. This paper presents an improved CDC that 
employs a specially designed method to achieve high accuracy 
even when a much smaller number of excitation cycles, than the 
reported scheme, are employed to complete the conversion. A 
prototype CDC has been developed and tested. In comparison 
with an existing CDC, the new CDC achieved a substantial 
reduction (by a factor of 4000) in the number of excitation cycles 
during integration period, resulting in an improved update rate. 
Worst case error observed from the prototype CDC was less than 
0.24%.    
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I.  INTRODUCTION  
Industrial and scientific applications of capacitive sensors 
are numerous [1], [2]. Some of the important applications are 
ice detection [3], proximity sensing [4]-[6] humidity 
measurement [7], flow measurement [8], etc. Change in 
capacitance of the sensor is conventionally measured using 
bridge based circuits [9], phase sensitive detection based 
schemes [10] followed by an analog-to-digital converter for 
digitized output. Capacitance-to-Digital Converters (CDC), in 
which the capacitive sensor is an integral part of the CDC that 
provides a direct digital output are also available. These CDCs 
work based on charge balance, dual-slope [11], sigma-delta 
[12] techniques. In many capacitive sensing applications, a 
sinusoidal excitation is preferred [1], [5]-[8], [13], [14] but 
most of the CDCs available [11], [12] use dc or square wave 
excitation. Recently, a CDC that uses a sinusoidal source as 
excitation was developed [15]. Though it possesses all the 
advantages such as high accuracy, immunity to noise, etc. of a 
dual-slope converter [16], it requires a large number of 
excitation cycles to complete an accurate conversion, leading to 
a low conversion speed. It will be advantageous if the 
conversion speed can be increased without losing its accuracy. 
In this paper, a method is proposed to achieve fast conversion 
rates keeping its accuracy high. Operation of the CDC, 
methodology to achieve high accuracy even at high conversion 
speeds, details of the prototype developed and test results are 
discussed in the rest of the paper. 
II. CAPACITANCE-TO-DIGITAL CONVERTER WITH 
SINUSOIDAL EXCITATION  
A. Operation of the CDC 
A block diagram of a dual-slope CDC that provides digital 
value of capacitance of the sensor, which is excited with a 
sinusoidal electrical excitation [15] is given in Fig. 1. A brief 
note on operation of the same is given in this section. 
Capacitive sensor Cx is an integral part of the CDC. The CDC 
has a known capacitance CS, switches S1, S2 and S3, control and 
logic unit (CLU) along with an integrator formed by opamp 
OA, resistance R and feedback capacitor CF. The sensor is 
excited from source tVv min sin , where  = 2πf and f = 1/T, 
T is the time period of excitation sine wave. The CDC has two 
phases of operation, an auto-zero phase and a conversion 
phase. The conversion phase consists of a preset integration 
period of time T1 and a de-integration period T2 as shown in 
Fig. 2. During T1, the CLU sets S1 in position-1 causing a 
charging current tVC mx  cos  to flow through the capacitor 
Cx. This current, also flows through ZF1. In the prototype, ZF1 
was realized using a capacitor CF1. The output vo1 of the charge 
amplifier, formed using OA1, is given to node-1 of S2 and also 
to an amplifier with gain -1 (formed by opamp OA2, two 
resistors RA). Its output vo2 = – vo1. It is given to node-0 of S2. 
Voltage signals vo1 and vo2 can be represented as 
  tVCCv mFxo sin11   and   tVCCv mFxo sin12   
respectively. S3 is in position-1 throughout T1. The CLU keeps 
S2 in position-0 for vin > 0 otherwise it is in position-1. CLU 
gets the data about vin > 0 or not, via comparator OC1. Thus, 
during T1, the resulting voltage vi at the input of the integrator 
will be uni-polar as indicated in Fig. 2. Thus, for every half 
cycle of vo1, output voi of integrator will change by VKX, where 
VKX is given by (1).  
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During the interval of first half cycle, the charge transferred
)(tQ  to CF can be represented by (2). At the end of T/2, total 
charge stored in CF is   .
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During the negative half cycle of vo1, the vi remains a 
positive signal due to the action of CLU and S2 as mentioned 
above. Thus on completion of one excitation cycle, the charge 
 
Fig. 2. Voltage signals at important nodes of the CDC, when Cx= CS. 
vo1, vi, vC, voi represent output of OA1, input signal to integrator, output 
of comparator OC and integrator output respectively. 
 
 
Fig. 1. Block diagram representation of the proposed CDC with a high frequency clock source CLK. Details of the clock is explained in section-III. 
Operation of the circuit is given in section-II. Cx is the sensor capacitance and CS is a known capacitor. 
 
 
Fig. 3. Voltage signals at important nodes of the CDC, when Cx < CS. The 
conversion is complete before completion (partial cycle shown in shaded 
area) of the final/last excitation cycle. This will introduce a large non-
linear error in the output, especially for small values of N2. 
 
acquired by CF will be   FKXCVQ CT 22
2
 , and corresponding 
change in voi will be 2VKX. This process is continued till time 
t = T1 = N1T, where N1 is the number of excitation cycles in T1 
as shown in Fig. 2. Total charge )( 1TQ acquired by CF during 
T1 is given by (3).  
   
)/(42)( 1111 FmxFKX CRVCNCVNTQ         
(3) 
As soon as integration period ends, the CLU sets S1 to 
position-0, including the known capacitance CS in the circuit. 
Switch S3 is maintained at position-1 during T2. The voltage 
signals vo1 and vo2 will be then,   tVCCv mFSo sin11  and 
  tVCCv mFSo sin12   respectively.  
 In de-integration period T2, the CLU keeps S2 in 1 
whenever vin > 0 and in 0, otherwise. The resulting signal vi 
during T2 is shown in Fig. 2. On completion of first half cycle 
of vi, during T2, the integrator voltage will change by VKS, as 
given in (4). The change in voi is in such a way that it 
progresses towards zero. The charge 2|)( TtQ in CF as a function 
of time can be represented as in (5). The same occurs during 
the next half cycle and total change in charge in CF after one 
full cycle of input excitation will be   .22
2
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This process will continue till all the charge acquired 
during T1 is discharged (voi becomes zero at this point) and the 
comparator output vC changes from low to high as in Fig. 2. 
This is recognized by CLU as end of conversion phase. The de-
integration time T2 (= N2T) is noted using counter unit of CLU. 
Total charge acquired during T2 is given in (6).  
)/(42)( 1222 FmSFKS CRVCNCVNTQ   (6) 
This is equal to the magnitude of total charge acquired by CF 
during T1, given in (3), thus we can write 
)/(4)/(4 1211 FmSFmx CRVCNCRVCN    
Or, we can represent unknown capacitance Cx as in (7), where 
N1 is a preset count, N2 is a measured count and CS is a known 
capacitance. 
Sx CNNC )/( 12     (7) 
B. Measurement Clock Signal, CLK 
The time T1 is generated and time T2 is measured using the 
counter in the CLU. This counter can use a clock which can 
have a higher frequency fC than excitation frequency f, i.e., 
 
 
Fig. 4. Exploded view of the final cycle during T2, indicated in Fig. 3. 
Conversion is complete during this cycle; hence charge transferred to 
CF by this partial cycle (time before wavy shaded area) of vi is less than 
VKSCF. As the charge transferred to CF during this cycle is not linearly 
related to time, this introduces an error in calculation of Cx, which can 
be large when a few number of excitation cycles are used as in Fig. 2 
and Fig. 3. In this figure, the vi is sliced into 50 equal areas (in this 
drawing, this number is chosen arbitrarily as an example and it can be 
much larger than 50, in actual practice). The vertical lines separate 
these equal areas. Charge transferred to CF by each of these areas is 
equal VKSCF/50. By using this information, i.e., the number of equal 
areas within the partial cycle, the error introduced in the conversion 
can be substantially reduced. This can be achieved using (a) look-up 
table, (b) a suitable algorithm or (c) a special clock as shown. If a 
normal clock is used [for methods (a) and (b)] for measurement of 
time, then, its time period should be smaller than the smallest width of 
the equal area indicated. 
 
fC = nf, where n is an integer. In such a case, T1 can be 
represented as T1 = N1CTC, where N1C is the number of clock 
counts required to complete T1 and TC is the clock period.  
Similarly, the de-integration time T2 will get modified as 
T2 = N2CTC, where N2C is the number of clocks taken to 
complete T2. Thus, (7) will get modified as in (8). 
SCCx CNNC )/( 12     (8) 
C. Non-linear Error and Conversion Rate 
The above expressions (7) and (8) are valid when Cx is an 
integer multiple of CS. For example, if Cx < CS then vi and VKX 
during T1 and voi at the end of T1 will be less than that shown in 
Fig. 2. Waveforms for such a condition are shown in Fig. 3. 
Since CS has not changed, the value of VKS will remain same. In 
this condition, during T2, the voi will reach zero before 
completion of a half cycle of vi as indicated in Fig. 3. Since the 
charge transfer during the cycle is not a linear function of time, 
as in (5), such a situation will introduce an error in the 
computation of Cx, using (7).  
This non-linearity occurs only in the final excitation (half) 
cycle. Thus, if we choose a large value for N2 (and N1), the 
associated error will be relatively small. But, this directly 
increases conversion time [15], leading to very low conversion 
rate. Next section discusses a method to correct for this non-
linearity, hence enabling the CDC to complete the conversion 
in a few cycles of input excitation, significantly improving the 
conversion rate. 
III. A METHOD FOR ACHEIVING A HIGH-SPEED CDC 
HAVING NEGLIGIBLE NON-LINEAR ERROR OWING TO PARTIAL 
EXCITATION CYCLE 
Let us split the de-integration period T2 into two parts, T2A 
and T2B. T2A represents the time taken to complete the full-
cycles of vi, while T2B indicates the duration of partial cycle of 
vi as indicated in Fig. 3. For the case shown in Fig. 3, T2A = T 
(two complete half cycles of input excitation). When we 
measure the time using a high frequency clock as described in 
Section II-B, the total count of the counter during T2 can be 
split into counts N2CA during T2A and counts N2CB for the 
duration T2B. In such a case, (8) will get modified as  
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CAN2 represents counts corresponding to complete cycles 
of vi while that of CBN2 gives the counts corresponding to the 
partial half-cycle. As mentioned in the previous section, there 
will be error (associated with term CBN2 ) in the computation 
of Cx as the charge transfer to CF is not linearly related to time 
and hence count CBN2 , within a cycle of vi. 
If the charge transferred to the CF within a half-cycle of vi 
can be split into small but equal amount of charge packets and 
if CLU counts the number of packets during the time T2B, we 
will get a count that is linearly related to the actual charge 
transferred to CF. For example, Fig. 4 shows a half-cycle of vi 
which is split into m (= 50) portions, each having equal area. 
Each equal area portion in vi contribute an equal amount of 
charge (or charge packet) to CF. Once the measurement of T2B 
is made using CLK. The number of charge packets within this 
period can be obtained by various methods including (a) using 
a look-up table of computed and stored values of number of 
charge packets for each N2CB in a half-cycle, or (b) once the 
N2CB is known from counter, the number of charge packets can 
be computed using the expression (10). 
   4//2cos1 22 nNnN CB
m
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m
CBCA
m
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can be used to compute Cx, given in (9). A flow chart for 
implementing this method is given in Fig. 5. The third method 
is (c) by employing a circuit to generate a special clock. The 
special clock signal will have a transition (either from low to 
high or vice versa) whenever charge in CF reaches that of value 
of a charge packet (corresponding to equal area). The circuit 
that provides such a special clock is given in Fig. 6. Input to 
this circuit is vin, as indicated. It has two switches S4 and S5, an 
integrator, a comparator OC2 which controls the switch S5, 
comparator OC1 (from the proposed CDC shown in Fig. 1) and 
a XOR gate which controls switch S4 . Let us assume, initially 
that the voi2 is lower than VR (a dc voltage) and output of OC2 is 
high. Then S4 is in position-0 and S5 will be in position-1. Since 
now (in this condition) input to integrator is connected to -vin, 
voi2 will increase with time. Once voi2 reaches VR, the OC2 will 
change its state from high to low setting S4 to position-1 and S5 
to position-0. In this case, integrator input is connected to vin, 
hence the integrator voltage voi2 will decrease towards zero. 
Once it reaches zero, OC2 will change its state to high. Then 
the circuit operates as explained above. The above explanation 
for position of switch S4 is valid for vin > 0. For vin < 0, the 
switch S4 will be in position-1 when OC2 is high. It will be at 0, 
otherwise. This is ensured by the action of an XOR gate. By 
doing this, it makes sure that if integrator has to go towards 
zero, its input will be -vin (which is a positive quantity as 
vin < 0) and it will be vin if voi2 has to increase towards VR. Since 
input to the integrator is a sine wave and output of OC2 
changes its position whenever voi2 changes from 0 to VR 
(receiving a charge packet of CF2VR) or VR to 0, i. e., receiving a 
charge packet of -CF2VR, the output signal vC1 changes its state 
(transition from low to high or high to low), providing a special 
clock that helps to split the sine wave duration into equal areas 
that provides charge packets of equal value to the main 
integrator capacitor CF of the converter, as required by the 
method (c) listed above. Once the CDC uses the special clock, 
the counter needs to increase its count by one whenever there is 
a transition in the special clock. In this condition, the integrator 
time T1 can be set as time taken by the converter to complete 
NSP1 transitions of special clock. Similarly, the counter output 
during de-integration time T2 will be the number of transitions 
NSP2 of the special clock until voi reaches zero. The charge 
acquired by CF during integration period will be 1SP
FKX N
m
CV
, 
where 
m
CV FKX is the charge per packet and m is the number of 
packets during a half cycle of excitation cycle. Similarly, 
amount of discharge during de-integration per charge packet 
will be 
m
CV FKS  and total amount of discharge will be 
2SP
FKS N
m
CV
, irrespective of presence of partial excitation 
cycle. Since the magnitude of charge acquired and the amount 
discharged are equal, we can write  
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Since NSP1 and NSP2 in (11) represent number of charge 
packets received by CF during integration and de-integration 
period, respectively, the value of Cx is now available in digital 
domain by taking the ratio of the present count NSP1 and 
measured count NSP2 and then multiplying it with known value 
of capacitance CS. As explained earlier, in the new method, by 
using the counts NSP1 and NSP2 (corresponding to the number of 
charge packets) the error introduced (in the earlier method) 
owing to presence of partial cycle of excitation is substantially 
reduced.  
IV. EXPERIMENTAL SETUP AND RESULTS  
In order to test the efficacy of the proposed algorithm a 
prototype of the proposed CDC was built and tested in the 
laboratory. An external clock CLK with a frequency 2 MHz 
was given to the CLU using an Agilent function generator 
33220A. Various circuit parameters of the CDC chosen were 
 
Fig. 6. Block diagram of the circuit which provides special clock that can 
be used by the CDC shown in Fig. 1. It consists of an inverting amplifier 
(opamp OA3, resistors RB, RB), integrator (opamp OA4, resistors R2, 
capacitor CF2), comparator OC2, two switches S4 and S5 and an XOR gate. 
OC1 is already a part of the CDC as indicated in Fig. 1. 
 
Fig. 5. Algorithm showing the steps for obtaining 
m
C
N
2
 which will have 
less non-linear error compared to count N2C obtained from the counter 
part of the CDC. 
 
 
Fig. 8. Snapshot of output voltage voi along with comparator outputs vC 
and vC1 of the CDC. 
 
 
Fig. 10. Output count 
m
C
N
2
based on the new method (a) along with its 
error characteristics from the new CDC for change in sensor capacitance 
Cx. 
 
 
CF1= 470 pF, R = 39.541 kΩ, RA = 80.923 kΩ, CF = 33 nF, CS = 
180 pF, N1C = 10000, etc. A resistor RF1 = 1 MΩ is kept in 
parallel to CF1 so as to provide a path for the flow of input bias 
current of opamp OA1. A passive phase lead network is put in 
between nodes m and n to compensate the effect of RF1. A 
standard variable capacitance box having an accuracy of 
±0.01% manufactured by Neptun, Geretsried, Germany was 
used to emulate the sensor capacitance Cx. The sensor was 
excited using a sinusoidal signal vin = 1sin2000πt. Switch S2 
was implemented using IC CD4053. Opamps OA, OA1, OA2 
were realized using IC OP07. IC LM311 was used as 
comparators OC, OC1. Switch S1 was implemented using two 
low on resistance IC MAX4601. IC MSP430G2553 [17] 
served as the CLU. The functioning of the special clock circuit 
has been verified by conducting a simulation study using 
LTSPICE. In the simulation, the parameters of the switches, 
opamp’s and comparators were given as that of IC’s CD4053, 
OP07, LM311 respectively. A reference voltage of 1.2 V was 
set and the number of transitions in a half cycle was observed. 
Fig. 7 shows waveforms at important points in the circuit used 
for generation of the special clock that can be used by the 
CDC. The value of m was chosen as 55 for illustration of the 
special clock. The capacitance Cx was varied from 80 pF to 170 
pF in steps of 5 pF and its corresponding de-integration counts 
N2C and 
m
CN2  were noted down. A snapshot of the output voi 
along with comparator outputs vC and vC1 is shown in Fig. 8. At 
the end of every integration and de-integration periods, the 
switch S3 is put in position-0 for a time period of one excitation 
cycle (if de-integration occurs with a partial cycle at the end, 
this time is more than one excitation cycle). During this time, 
the capacitor neither charges nor discharges as the input vi of 
integrator OA is connected to ground. This can be observed in 
Fig. 8. It can also be seen that the converter completes the 
conversion within a few number of input excitation cycles, 
achieving a higher conversion rate compared to the CDC 
reported in [15]. The error characteristics for the actual N2C 
obtained from the counter unit is shown in Fig 9. The count 
based on the new method (a),
m
CN2  and its error characteristics 
are shown in Fig. 10. It can be seen that the error has decreased 
noticeably based on the new method. The total conversion time 
 
Fig. 9. Output count N2C obtained from the counter unit of the CLU with 
sensor capacitance Cx. This large error shows the need of a modified 
CDC. 
 
 
Fig. 7. Waveforms at important points in the circuit used for generating 
special clock that can be used by the CDC, shown for negative half 
excitation cycle of vin. The circuit was simulated in a SPICE based 
environment (For illustration purpose the value of m was chosen to be 
55). 
worked out to be less than 10 ms for a full scale value of sensor 
capacitance C1. The new CDC ( 13 bit) has similar update rate 
compared to AD7151 (12-bit, 10 ms) but it is faster than 
AD7747 (24-bit, 124 ms). AD7151 and AD7747 use square 
wave signal for excitation whereas the new CDC employs a 
sine wave.  
V. CONCLUSION 
A Capacitance-to-Digital Converter (CDC) that uses a 
sinusoidal excitation for the capacitive sensor and provides a 
digital output, based on dual-slope technique, is presented.  
When dual-slope technique is employed along with sinusoidal 
excitation, it has been noticed that large errors are introduced 
owing to the non-linear change in the integrator output of the 
converter as a function of time. This is more pronounced when 
small number of excitation cycles is used, during the 
conversion time. The CDC reported in this paper presents a 
novel method that reduces this error. A prototype of the 
proposed CDC has been developed and tested. Worst case error 
obtained from the new CDC is 0.24%. A CDC reported earlier, 
showed higher accuracy but uses 4000 times more excitation 
cycles, in the integration period, than the new CDC.   
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